Loading Events

« All Events

  • This event has passed.

Ph.D. Defense: Hamza Omar

July 30 @ 4:00 pm - 5:30 pm EDT

Dissertation Title: Dynamic Hardware Isolation for Efficient Resiliency and Security in Multicore Architectures

Student: Hamza Omar

Major Advisor: Omer Khan

Associate Advisors: Marten van Dijk and John Chandy

Date/Time: Thursday, Jul 30, 2020 4:00 pm | 1 hour 30 minutes | (UTC-04:00) Eastern Time (US & Canada)
WebEx Meeting number: 120 636 4210
Password: w4HQBrxt6f9
https://uconn-cmr.webex.com/uconn-cmr/j.php?MTID=m95f863be60c342649275642f255dcbc2

Join by video system
Dial 1206364210@uconn-cmr.webex.com
You can also dial 173.243.2.68 and enter your meeting number.

Join by phone
+1-415-655-0002 US Toll
Access code: 120 636 4210

Abstract: Multicore processors are progressively deploying safety-critical applications that demand an efficient, secure, and resilient execution environment to satisfy the safety standards and real-time constraints. However, the concurrent execution of these applications promote space-time sharing of hardware resources (such as on chip core, caches, networks, and memory components), resulting in interference across applications. Hardware interference induces non-deterministic and unpredictable performance trends as applications tend to compete for utilizing these resources. In addition to diminished resiliency guarantees, the interference effects open up numerous side channels for adversaries to leak confidential information, essentially hurting processor security guarantees. This dissertation proposes a novel multicore architecture that incorporates a novel strong isolation principle in hardware to construct strongly isolated clusters of cores, where each cluster is provided with its own dedicated set of core-level resources. It guarantees applications with no destructive interference, resulting in an efficient and effective execution environment for resiliency and security. The proposed architecture implements dynamic hardware isolation, a mechanism where clusters are allowed to dynamically reconfigure their core-level resources to adapt the performance variations among deployed applications. Consequently, load-balanced execution of concurrent applications improves overall system utilization and throughput while assuring strong security and resiliency guarantees. The proposed architecture is prototyped and evaluated on a real Tilera TileGx-72 multicore processor, exhibiting its effectiveness.

Details

Date:
July 30
Time:
4:00 pm - 5:30 pm EDT

Connect With Us